SR PERIPHERAL SUBSYSTEM DESIGN ENGINEER

More than 6 months ago

Subscribe to job alerts

Get a weekly digest of the latest climate jobs from thousands of companies in your inbox.

Job Description

Esperanto.ai Careers: SR PERIPHERAL SUBSYSTEM DESIGN ENGINEER

Description

We are looking for a candidate to join our next generation Systems on a Chip (SOC) RTL design team. The candidate will be a part of the I/O design team responsible for specifying, implementing, and integrating Verilog RTL IPs into our custom high-performance, energy-efficient AI processor.

Responsibilities

  • Integrate 3rd party vendor's Verilog IP into standard bus protocols
  • Write microarchitecture specifications
  • Work with design verification team to draft test plans, debug test failures, and ensure functional correctness
  • Synthesize RTL to logic gates using standard CAD tools and build timing and area constraints
  • Interact closely with physical design team to guarantee proper backend implementation
  • Support Silicon bringup and diagnostics
  • Evaluate potential new vendor's I/O IP for use in next generation design

Qualifications

  • BS in EE or related technical field
  • 5 years in ASIC/SOC design and Verilog RTL coding experience
  • Completed ASIC/SOC design projects with successful tapeouts
  • Experience in industrial standard ASIC/SOC CAD tools for simulation, synthesis, debug, timing analysis, and power estimation
  • Experience with PCIe Controller and PHY IPs
  • Experience with AXI interface
  • Excellent verbal and written communication skills

Additional Success Factors

  • Knowledge of I/O protocols such as SMBus, PCI Express, UART
  • Previous projects using Synopsys CAD tools
  • Experience in ASIC/SOC designs with multiple power and clock domains and integrating UPF into design flow
  • Experience in low power SOC design
  • Knowledge of scripting and automation in Linux environment
  • Strong planning, organizational, problem-solving, and analytical skill set supported by critical thinking and attention to details
  • Ability to negotiate, assert, and communicate effectively
  • A team player in a chip design startup environment who is able to interact with sites in different geographical locations and time zones

Benefits

Base salary range is $100,000 - $300,000. The actual salary of a successful applicant may vary from the posted range based on a candidate's experience, training, education, location, and/or other legitimate business reasons. You will also be eligible for stock options and benefits.

**Apply Now or Apply Later**

Esperanto Technologies


Report inaccurate data

|

Leave feedback about this job

Esperanto Technologies

Esperanto Technologies

Mountain View, United States

51 - 200

Sector: Built environment

About this company

Founders:Dave Ditzel

Founded date:2014

Revenue:US$ 50 - 100 million

Investors:Almaz Capital, Comet Labs, Decent Capital, Fort Ross Ventures, Western Digital

Stage:Seed

Website:esperanto.ai

Connect:

Esperanto delivers high-performance, energy-efficient computing solutions, the compelling choice for the most demanding AI / ML / DL applications. Their founding team, with many decades of processor design and architecture...read more

More Engineer - General jobs in climate

Epic Energy

APPLY

Rivian

APPLY

Epic Energy

Engineering Manager

2 days ago

Adelaide, Australia

APPLY

Aptiv

2 days ago

Indiana, United States

APPLY

EDF Energy

2 days ago

Bridgwater, United Kingdom

APPLY

Volocopter

(Senior) Battery Management System Engineer (m/f/d)

2 days ago

Munich, Germany

APPLY

Other jobs at Esperanto Technologies